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Abstract—The Register File is one of the critical components of current processors in terms of access time and power consumption.
Among other things, the potential to exploit instruction-level parallelism is closely related to the size and number of ports of the register
file. In conventional register renaming schemes, both register allocation and releasing are conservatively done, the former at the
rename stage, before registers are loaded with values, and the latter at the commit stage of the instruction redefining the same
register, once registers are not used anymore. In this paper, we introduce VP-LAER, a renaming scheme that allocates registers later
and releases them earlier than conventional schemes. Specifically, physical registers are allocated at the end of the execution stage
and released as soon as the processor realizes that there will be no further use of them. VP-LAER enhances register utilization, that is,
the fraction of allocated registers having a value to be read in the future. Detailed cycle-level simulations show either a significant
speedup for a given register file size or a reduction in the register file size for a given performance level, especially for floating-point
codes, where the register file pressure is usually high.
Index Terms—Register renaming, out-of-order processors, register file optimization, physical register allocation and releasing, precise
exceptions.

1 INTRODUCTION
OUT-OF-ORDER superscalar processors exploit instruction-level parallelism by executing instructions as soon as
their operands are ready, bypassing prior instructions in the
sequential program order. Register renaming removes false
register-dependences [18], [32] (output and anti-depen-
dences) and creates a new register version for each register
destination. Register versions are written only once and
read as many times as needed to satisfy flow dependences.
Among the versions of a given register, all but the
committed one are speculative and may become useless if
an exception or a branch misprediction occurs.
Most contemporary superscalar processors perform reg-
ister renaming, but they differ in the architecture of the
register versions storage and in the particular way versions
are accessed and recovered after a branchmisprediction or an
exception occurs. Register versions can either be distributed
among different data structures or centralized in a single file.
There exist processors that keep noncommitted versions in
the reorderbuffer andcopy theseversions into the register file
at commit [14]; other processors have a register file for
noncommitted versions and another file for the committed
ones [21]; and there are also some processors which have a
single register file that merges together both committed and
noncommittedversions [38]. In thiswork,weare interested in
that last case, called merged register file in [32]. Details about
the way we assume versions are accessed and recovered are
shown in Section 2.
In dynamically scheduled processors, two key structures
limit instruction overlapping: Issue Windows and Reorder
Structures (Reorder or History buffers [33]). The Issue
Window (IW) keeps track of data dependences and issues
ready instructions to idle functional units, while the
Reorder Structure retains the program order to enable
recovery from exceptions and misspeculations. The instruc-
tion overlapping degree is highly dependent on the size of
the IW and, thus, wide issue processors require large IW
[36]. Besides, large IWs are needed to support high memory
latencies. Unfortunately, the IW size is limited due to strict
cycle time constraints [28]; however, some recent proposals
are directed toward achieving the memory latency tolerance
of large windows while maintaining the high clock rate of
small windows [5], [8], [20]. Anyway, the support for many
in-flight instructions (a large Reorder Structure) has
negative implications for other critical parts of the micro-
architecture such as the physical register file. Large register
files are required to offer more registers, with more ports
and a low latency [11], [28], [30]. For instance, Simultaneous
Multithreaded processors need large register files to fulfill
the above requirements in order to achieve their whole
performance potential [35].
Many works point out that the register file access can
impact the processor cycle time [2], [9], [11], [10], [39]. One
solution proposed is to pipeline the register file access [16],
[34]. The same techniques used for pipelining RAMs can be
employed to pipeline the register file [27]. However,
pipelining the register file is not trivial and significantly
limits the processor performance. In particular, a multistage
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register file would increase the length of critical portions of
the pipeline that are traversed by key microarchitectural
loops. Loose loops, such as the branch resolution loop and
the memory dependence loop, are shown to be critical in
the issue-to-execute path and proposals such as the
Distributed Register Algorithm (DRA) are targeted to
remove the register file access out of that path [4].
On the other hand, the register file size (P registers) and
the number of ports (T in total, read and write) determine
silicon area, power consumption, and access time. For a
range of interest of P and T (say P < 160, T < 60), the area
and power consumption are proportional to P  T 2 and the
access time to
ﬃﬃﬃﬃ
P
p  T [31].
Therefore, a more direct way to reduce register file delay
is by reducing P, T, or both. To do this, common approaches
trade off IPC for IPS (instructions per second). A first group
of approaches address the file internal organization,
basically without changing the interface with the functional
units (T is unchanged), but reducing P in some way. Some
examples are the Minimally-Ported Banked register file [2]
or the two-level register hierarchy managed in an inclusive
[9] or exclusive [2] way.
A second group of approaches suggest clustered micro-
architectures, where the register file is sliced into banks,
each bank feeding a functional unit cluster directly. Many of
these solutions have been targeted to decentralize several
critical structures and not only the register file. One
example is the Dependence-Based architecture [28], where
each bank is a complete copy of the register file (¼ P , < T ),
as in the Alpha 21264 two-cluster case [19]. Other examples
are the Multicluster architecture [10] (each bank is assigned
a subset of the ISA registers. < P , < T ), schemes related to
the distribution of physical registers [3], [7], and the Energy-
Efficient Multicluster architecture [40] (each bank contains a
subset of physical registers. < P , < T ).
Both hierarchical register files and clustered microarch-
itecture ideas are collected in the DRA proposal [4]. DRA
reduces the issue-to-execute latency by moving the time-
consuming register file access out of that path. DRA uses
clustered issuing logic and assigns instructions to a
particular execution cluster at decode time. The monolithic
register file is placed in the decode-to-issue path and a
subset of all registers is distributed across small register
caches which are placed within each execution cluster.
Finally, a third approach focuses on the mechanism that
controls the allocation and release of physical registers,
trying to reduce the average number of required registers.
Current processors require many more physical registers
than those strictly necessary to store the live register
versions, that is, those versions that will be read in the
future. This occurs because registers are allocated too early
and released too late. Every instruction with a destination
register allocates a physical register at the rename stage
long before the result to be written into it is available. On
the other hand, a physical register is sometimes released
long after its last consumer-instruction commits, just when
the first instruction writing the same logical register
commits. In this paper, we concentrate on reducing the
register waste due to both factors.
In order to delay allocation, we will use the virtual-
physical register concept we proposed in previous works
[12], [13], [24]. Virtual-physical registers (VP) allow the
processor to delay the allocation of physical registers until
the values they must store are available (at the end of the
execution stage). In particular, we will use virtual-physical
registers to perform on-Demand allocation with Stealing from
Younger (VP-dsy), [24]. In short, this policy consists of an on-
demand allocation of registers combined with a stealing
mechanism that prevents older instructions from being
delayed by younger ones.
On the other hand, to anticipate the release of registers
we will adapt the Last-Use, Next-Version (LU-NV) concept
we proposed in [25]. Under the LU-NV policy, a physical
register is released as soon as it is known that no further use
of it will be made. LU-NV release operates in processors
supporting control speculation and precise exceptions,
therefore, a register is not released if an exception handler
or an alternative control-flow path could need it.
Our contribution in this work is the design and
evaluation of VP-LAER, a renaming policy that simulta-
neously performs Late Allocation, based on VP-dsy, and
Early Release, based on LU-NV. We will describe how these
two components work in the VP-LAER extension, showing
that VP-LAER is feasible and outperforms the best of the
two previous schemes working alone.
This paper is structured as follows: Section 2 presents
background on conventional renaming and the potential
gains that a more aggressive policy could produce. Section 3
presents the rationale behind VP-LAER, while Section 4
details all the hardware resources needed and their
collective operation. Section 5 presents the experimental
framework and discusses the performance or savings of
alternative design points. Finally, Section 6 outlines some
related work and Section 7 summarizes the main conclu-
sions of the paper.
2 CONVENTIONAL RENAMING POLICIES:
IMPLEMENTATION AND EFFICIENCY
In this section, we introduce some terminology, review the
conventional model for allocating and releasing registers,
and, finally, give experimental evidence of its low efficiency.
Table 1 shows the number of physical registers (P) and
ports (T) of four example processors with merged register
files: MIPS R10/12K [38], [15], Alpha 21264 [19], and Intel
P4 [16]. It also shows the size (N) and the name of the buffer
containing the uncommitted instructions.
MIPS R10K supports up to N ¼ 32 uncommitted instruc-
tions in aReorder Structure calledActiveList. SinceMIPS ISA
has L ¼ 32 logical integer registers and P ¼ 64 physical
registers, this processor never stalls due to a lack of physical
registers. We call this kind of scenario a loose register file
(P  LþN). By contrast, in MIPS R12K and Alpha 21264, a
long enough instruction sequence without branches and
stores can stall the renamingprocess.Wecall this alternative a
tight register file (P < LþN). With a tight register file a
sequence with less than N instructions writing P  L
registers consumes all physical registers, forcing the proces-
sor to stop filling the Reorder Structure. Intel P4 has large
register files (128int þ 128fp), but, because we do not have
enough details about the mapping of ISA instructions into
ops, we cannot conclude whether they are loose or tight.
Loose designs allow the whole Reorder Structure to be
filled under any conditions, whereas tight designs may
contribute to reducing processor cycle time if the register
file is in the critical timing path. As we will see later, the
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performance impact of a given renaming scheme depends
on whether it is applied to loose or tight register files.
As a baseline renaming, we assume a conventional
mechanism similar to that of processors in Table 1. Fig. 1
shows the involved components: Map Table, Reorder
Structure, Free List, and In-Order Map Table. The Map
Table (MT) keeps the logical to physical mapping [18]. The
Free List provides the destination physical register identi-
fiers (pd). A Map Table copy is made at each branch
prediction so that the processor state can be recovered on a
mispredicted branch [17].
The Reorder Structure (ROS) keeps information about all
uncommitted instructions in program order. We assume a
FIFO behavior implemented with an SRAM and read/write
pointers. Therefore, an ROS address can be used as a unique
instruction identifier.
While instructions are renamed, three fields are written
into the Reorder Structure bottom entry: < old pd; rd; pd > .
The identifier of the physical register containing the previous
version (old_pd) is read from MT. The logical and physical
identifiers of the destination register (the current version)
are rd and pd,1 respectively.
As instructions commit, the pd and rd entries are used
for updating the In-Order Map Table (IOMT), and the
old_pd identifier is used to release the previous version
physical register by adding it to the Free List. The IOMT
keeps the logical to physical architectural mapping. When
an exception has to be serviced, IOMT avoids the need to
roll back the Reorder Structure to recover the architectural
state [33]. In Intel P4, IOMT is called the Retirement Register
Alias Table [16].
Physical registers can be Free or Allocated, and Allocated
registers can be either Empty, Ready, or Idle, according to the
usefulness of their content (Fig. 2a). A physical register is
Empty from the moment it is allocated until it is actually
written. A register is Idle from the commit of the instruction
using that register for the last time until the commit of the
instruction producing the next version. An Allocated
register is Ready when it is neither Empty nor Idle.
Fig. 2b shows the execution of a sample program with
instructions labeled V, LU, and NV, where the physical
register p7 experiences all states. Instruction V (version)
creates a new register version for its logical destination r2,
which is renamed to physical register p7. Later on,
instruction LU (last-use) reads r2 for the last time. After-
ward, instruction NV (next-version) rewrites r2.
Therefore, p7 is Empty from the rename of instruction V
until its execution ends. Next, p7 shifts to the Ready state,
from where it is available to be delivered to consumer
instructions. Later on, p7 is Idle from the LU commit to the
NV commit and, eventually, p7 will be released when
instruction NV commits.
2.1 Efficiency of Conventional Renaming
Mechanisms
We define IPC loss as the average number of noncom-
mitted instructions per cycle due to lack of registers.
Table 2 shows the IPC loss of an eight-way superscalar
processor with tight register files of 64 registers (L ¼ 32,
P ¼ 64intþ 64fp, N ¼ 128) in relation to a loose config-
uration (P ¼ 160intþ 160fp) for a subset of SPEC 95
programs. The last row shows the speedup of the loose
configuration in relation to the tight one. We consider
only integer registers for integer programs and FP
registers for FP programs. The experimental framework
is detailed in Section 5.
It can be observed that integer codes could reach a
modest, though not negligible, speedup (1.08 on average—
harmonic mean), whereas FP codes would benefit the most
(1.50 on average—harmonic mean).
To get an insight into the renaming behavior, the average
number of Allocated registers being either in the Empty,
Ready, or Idle states is plotted in Fig. 3 alongwith the register
file Utilization. Utilization is defined as the percentage of
allocated registers having a value to be read in the future
(Ready registers over Allocated registers). Results are again
significantly different depending on the code type.
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1. Each entry in the Reorder Structure stores the result identifier, as in an
indirect Reorder Buffer. But, it also contains the previous-version identifier, as
in an indirect History Buffer [33]. This is the reason why we have adopted
Reorder Structure as a more general term.
TABLE 1
Number of Registers and Ports of Merged Register Files in Some Out-of-Order Processors
Fig. 1. Conventional renaming. Instructions enter the pipeline from the
left, are placed in the Reorder Structure, and commit toward the right.
Detail of an ROS entry showing the fields related to registers old_pd, rd,
and pd.
Integer codes have very low Utilization (39.3 percent on
average) due to the heavy weight of Empty and Idle states
(20.6 Idle and 11.9 Empty registers, on average). On the
other hand, as expected from the modest attainable
speedups just reported, integer codes are not strictly limited
by lack of physical registers. Excluding compress and li,
all applications have more than 11 free registers on average.
Therefore, for this kind of programs improving renaming
should mainly allow the integer register file to tighten
without loosing IPC.
FPcodesshowhigherUtilization (59.1percentonaverage).
The relativeweight of the Idle state hasdecreased remarkably
(12.2 Idle and 12.4 Empty registers, on average). But, in
contrast to integer codes, FPcodesputhighpressureon theFP
register file. Mgrid, tomcatv, and swim almost use all the
availablephysical registers and theoverall averagenumberof
free registers is as low as 3.8. Here, the main consequence of
improving renaming should be an IPC increase.
Next, we introduce VP-LAER renaming, which removes
the Empty state completely by delaying register allocation
and reduces the Idle state stay by releasing registers earlier.
3 VP-LAER: VIRTUAL-PHYSICAL LATE
ALLOCATION WITH EARLY RELEASE
In this section, we first describe the schemes used for
allocation and release in VP-LAER separately and then the
joint architecture is presented. Implementation details and
examples are included in the next section.
3.1 Allocating Physical Registers in VP-LAER
The conventional renaming mechanism allocates physical
registers in the rename stage. However, instructions do not
really require physical registers until results are available.
The reason for this early allocation is that physical registers
are used both to store values and to keep track of
dependences. However, only the latter objective requires
bookkeeping at rename time, while the allocation of a
storage location could be delayed if the processor used a
separate artifact for tracking dependences. Such an artifact
is what we call virtual-physical (VP) registers [12], [13], [24].
VP registers are tags and do not require any physical
storage. In order not to stall the processor due to lack of
VP registers, we need as many of them as the maximum
number of in-flight instructions (number of ROS entries)
plus the number of logical registers (intþ fp). When an
instruction is renamed, its logical destination register is
mapped onto a VP register obtained from the list of free
VP registers. Later on, when the instruction is in the last
cycle of the execution stage, the VP register is mapped onto
a physical register taken from the list of free physical
registers. At the time the release is performed, both the VP
and the physical registers return to their respective free
lists. In our previous works, releasing operated in the
conventional way, but VP-LAER uses the more aggressive
approach outlined in the next section.
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Fig. 2. (a) Breakdown of the ALLOCATED state and (b) example of state evolution of the physical register p7 under a conventional rename policy.
R = rename, Ex = execution, C = commit.
TABLE 2
IPC Loss and Speedup for an 8-Way Processor with
64int +64 fp Register File and a 128-Entry Reorder Structure
Fig. 3. Number of Allocated registers being either in the Empty, Ready,
or Idle states for an 8-way processor with 64int + 64fp register file and a
128-entry Reorder Structure. The Register file Utilization appears close
to the Ready bars.
When an instruction finishes execution and there are
no free physical registers, the instruction has to wait to be
reexecuted later on, with the expectation that some
physical register will be released in the meantime.
However, if this instruction was the oldest instruction
in the processor, no instruction would commit and, thus,
no physical register would be freed. To avoid this
deadlock situation, a feasible allocation policy is to
guarantee that a given number of the oldest instructions
will obtain a register when they reach the write-back
stage. We call this implementation parameter Number of
Reserved Registers. In short, this allocation scheme assigns
NRR registers to the oldest instructions with destination
operand, whereas the rest of the physical registers are
allocated on-demand, that is, they are assigned to the
instructions that first reach the write-back stage. More
details about the NRR scheme and its performance
appear in [12], [13].
The NRR allocation scheme is not the only approach that
may guarantee deadlock avoidance. Finding the optimal
physical register allocation seems to be an unsolvable
problem even with a perfect knowledge of future register
references. However, we have found an implementable
heuristic that outperforms the NRR approach and approx-
imates such an optimal scheme [24]. This heuristic we have
called on-Demand with Stealing from Younger (dsy) follows
two register-handling rules:
. Registers should be allocated to those instructions
that can use them earlier. In this way, the average
number of unused registers is minimized.
. Given any two instructions fighting for the last free
physical register, the execution of the younger
instruction should be delayed, hoping that the
winning, older instruction will release a physical
register earlier (at commit time).
VP-LAER renaming uses this VP-dsy allocation scheme
in which every writing instruction allocates a physical
register in the last cycle of the execution stage if there are
free registers. This meets the first criterion since registers
will be allocated those instructions that finish execution
first. If an instruction S reaches the last cycle of the
execution stage and there is no free physical register, it is
checked whether there is a younger instruction that has
already allocated a register. If this is the case, it is better to
stall the younger instruction, based on the second criterion.
This can be achieved by stealing the register allocated to the
younger instruction and giving it to S.
The stolen instruction must be reexecuted in the future,
the reexecution factor being a significant overhead for the
VP-dsy scheme. VP-LAER reduces this negative effect since
the early release policy provides extra registers.
3.2 Releasing Registers in VP-LAER
Conventional renaming forces a physical register to be Idle
from the commit of its Last-Use (LU) instruction until the
commit of the first Next-Version (NV) instruction. In both
codes of Fig. 4, this is true for register p7, which is a
renamed version of r2. Fig. 4a shows the usual case where
the last use of r2 is a read and Fig. 4b shows the infrequent
case where the last use of r2 is a write and, so, the
instruction labeled V, LU plays the dual role of creating a
register version and using it for the last time.
Conventional renaming has a simple implementation
supporting both control speculation and precise exception
recovery (Section 2). However, the processor can run out of
registers and stall in spite of having a number of Idle
registers. By contrast, VP-LAER is able to release Idle
registers earlier, enabling execution of instructions other-
wise stalled for lack of registers. Under VP-LAER, in both
codes of Fig. 4, physical register p7 could be released when
the LU instruction commits.
The idea is to completely shift the release responsibility
from the NV instruction to the LU instruction. To this end,
each time an NV instruction is renamed, its corresponding
LU instruction pair is marked. Marked LU instructions
reaching the commit stage will release registers instead of
keeping them Idle until the commit of the corresponding
NV instruction. We view this marking as follows: The
NV instruction schedules an early release of a register for
the commit of its LU instruction pair. It may happen that the
LU instruction is already committed when renaming its NV
pair, then no scheduling needs to be done and releasing can
proceed immediately. This corresponds to the LU-NV early
release policy we proposed in [25].
Under control speculation, a specific recovery hardware
is used to undo the effects of a mispredicted path [17].
Likewise, if a speculative instruction NV has to be
squashed, we need to undo any early releases it has
scheduled. Recovery implementation in VP-LAER consid-
ers the following two cases:
. Case 1. Instruction NV is not speculative at rename.
It may or may not be in the same basic block as
instruction LU is. Any release scheduled by NV is
considered as safe.
. Case 2. Instruction NV is speculative at rename.
There are branches between LU and NV whose
verification is pending. Therefore, any release
scheduled by NV must be considered speculative
and subject to squashing as long as instruction NV
remains speculative.
All the concepts connected with release can be applied to
both physical and VP registers. In fact, VP-LAER always
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Fig. 4. Two examples of the early release potential under VP-LAER. In both codes, physical register p7 can be released when LU commits instead of
waiting until NV commits.
releases a register pair: a VP register and the physical register
which it is mapped to. Section 4.2 elaborates on the different
situations in which registers are released in VP-LAER.
As regards precise exception recovery, the point in
VP-LAER is that the value attached to a logical register r is
only discarded if it is guaranteed that the first use of r is a
write. With this, we can conclude that our mechanism does
not strictly hold the usual condition of being precise:
An interrupt is precise if the saved process state corresponds
with a sequential model of program execution where one
instruction completes before the next begins [33].
However, this definition of precise exceptions is sufficient
but not necessary to guarantee a proper recovery. The
optimization we propose is safe in that these discarded
values are guaranteed not to be used by the program. As
regards the use of discarded values inside an exception
handler, two different situations can arise depending on the
exception type. All exceptions not triggered by an anomalous
execution (external interrupts, system calls, software break-
points, undefined or illegal operation codes, etc.) find the
correct architectural state because such exceptions are treated
by the early release hardware as unconditional jumps. In
contrast, exceptions raised by an execution fault (page fault,
divide by zero, etc.) cannot use other than those referenced by
the faulting instruction as parameter registers. Any extra
parameter must be passed through memory (e.g., through
the stack). But, it is no common practice at all to feed this
kind of handlers with registers other than the instruction’s
own registers, whereby we consider that rewriting existing
software is worth the effort (probably belonging to
dynamic libraries) in view of the expected performance
benefits. Similar optimizations in software were proposed
elsewhere [22].
4 HARDWARE RESOURCES AND EXAMPLES
The global picture of the renaming process considered in
VP-LAER is summarized in Fig. 5. The VP-LAER allocation
part relies on a General Map Table which replaces the
conventional Map Table and an Issue Window. The release
part relies on a Last Uses Table, a Reorder Structure, and a
Release Queue.
Two Free Lists and a Physical Map Table complement
both parts. The P Free List is a pool of free physical
registers, as in the conventional scheme, and the VP Free
List is a pool of free virtual-physical registers. The Physical
Map Table keeps the virtual-physical to physical mapping.
When a writing instruction completes its execution, a new
physical register is taken from the P Free List and the
Physical Map Table is updated to reflect the new virtual-
physical to physical mapping.
In VP-LAER, both renaming and releasing actions are
always directed by virtual-physical registers. The Physical
Map Table is the structure which stores, for each vp register,
its latest physical mapping and it is mainly used either at
branch misprediction in order to recover the proper physical
map or at release time in order to feed the P Free List.
Next, we describe the components involved and their
main interactions. Section 4.1 and Section 4.2 elaborate on
how registers are allocated and released, also giving
detailed examples.
General Map Table and Last Uses Table. The General Map
Table (GMT) plays the role of the Map Table in conventional
renaming. For each logical register, it keeps three fields:
. vp: current virtual-physical register identifier,
. p: current physical register identifier, if any,
. v: p field valid bit, that is, whether a physical register
has already been allocated to this logical register.
The Last Uses Table (LUST) identifies the instruction
using every logical register for the last time—the LU
instruction. It has three fields per entry:
. ROSid: identifier of the LU instruction (its ROS
address),
. k: kind of register use made by the LU instruction
(src1, src2, dst),
. c: bit reporting whether instruction LU is still in the
pipeline or already committed.
The renaming process in VP-LAER starts at the rename
stage, where, for every instruction, two tasks proceed in
parallel, namely, renaming of logical registers and schedul-
ing of early releases. Let’s consider the rename of a single
instruction to make the explanation simpler.
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Fig. 5. VP-LAER renaming process.
In the first task, the General Map Table entries
corresponding to the logical source registers are read in
order to obtain the virtual-physical and also the physical
fields once the physical allocation has already been
performed (v set). Besides, a fresh virtual-physical identifier
taken from the VP Free List is written into the vp field of the
logical destination register and v is reset. Now, the renamed
instruction can be dispatched to the Issue Window along
with all the renames made (three virtual-physical registers
and two, one, or zero physical registers). The instruction can
also be inserted into the Reorder Structure, requiring only
the three virtual-physical identifiers for release purposes.
Instructions remain in both the Issue Window and the
Reorder Structure until they are committed.
The second task identifies the instruction that used
the logical destination register for the last time (the
LU instruction) and schedules the early release of the
involved register pair (just the pair mapped to the previous
version of the destination register) for its commit. To this
end, the ROS address of the LU instruction is obtained by
reading the Last Uses Table entry corresponding to the
destination register; the k field directs the scheduling
towards the right LU instruction register. Using our
terminology, this task is performed by an NV instruction.
After this reading, the Last Uses Table is updated to reflect
the current register uses. This is accomplished by spreading
the ROS address of the instruction being renamed into the
Last Uses Table entries pointed by all its logical register
identifiers; k fields are also set with the proper values
(src1,2, dst). Note that an NV instruction having coincident
destination and source registers should self-schedule the
release, skipping the Last Uses Table reading.
In order to support all the required accesses, the Last
Uses Table needs a significant bandwidth; nevertheless, its
small size allows an access time far below the smallest
reasonable physical register file, leaving the Last Uses Table
out of any critical processor path [25]. The same reasoning
can be applied to the General Map Table.
As in conventional renaming, at each branch prediction,
both the General Map Table and the Last Uses Table are
checkpointed [17]. Therefore, the branch misprediction
recovery mechanism can retrieve virtual-physical mappings
and register uses properly. The physical mappings are
restored from the Physical Map Table.
Issue Window. In order to support the allocation of
registers in VP-LAER, an entry in the Issue Window (IW)
has the following fields:
. vp_src1,2; p_src1,2: virtual-physical and physical
identifiers of source operands,
. rdy1,2: ready bits of source operands. When an
operand is ready, the corresponding physical field
has a valid identifier,
. vpd: virtual-physical destination register identifier.
It is used at execution time in order to index the
Physical Map Table and to record the physical
mapping,
. pd: physical destination register identifier. If the
instruction is selected as a theft victim, this field
supplies the physical identifier without using the
Physical Map Table,2
. exec: execution flag. Bit indicating whether the
instruction has completed its execution.
An instruction can be issued when both operands are
ready. When an instruction is issued, it reads its register
operands from the physical register file or from the network
bypass using the p_src identifiers.
At the end of the execution, every instruction with a
destination register allocates a fresh physical register for its
virtual-physical destination (vpd). This physical register is
written in the pd field in the Issue Window entry of the
instruction and the exec bit is set. Then, the new mapping
< vpd; pd > is broadcast to the Issue Window to wake up
all the instructions waiting for the vpd register. In all
matching cases, the p_src field is updated with pd and the
ready bit is set. This pair of registers is also broadcast to the
General Map Table to update the p and v fields if some
vp field matches vpd. With this, any new renamed
instruction will find the physical mapping directly from
the General Map Table. Finally, the new mapping is
reflected in the Physical Map Table.
In VP-LAER, the allocated physical register pd is either
taken from the pool of free physical registers, if any, or it is
stolen from the youngest executed instruction in the Issue
Window. In order to identify the instruction to be stolen, the
Issue Window is searched for a younger entry with the exec
flag set. If several of these entries are found, the youngest is
chosen. The physical identifier is supplied from the pd field
of the stolen instruction and both the General Map Table and
Physical Map Table are updated to reflect that the mapping
has changed. In order to reexecute the stolen instruction, the
exec flag is reset in the Issue Window, enabling the issue
logic to choose it again in the future. Besides, the pd field of
the stolen instruction is broadcast to the Issue Window to
turn off the ready bits of all matching entries. Notice that a
steal operation can be done in a single cycle by tagging
currently not ready operands with matching virtual-physi-
cal registers as ready and tagging currently ready operands
with matching physical registers as not ready. This can be
done by attaching comparators to the Issue Window busses
to broadcast physical identifiers to source operands.
Section 4.1 explains more details about reexecution.
Reorder Structure and Release Queue. Both structures are
used to support register release in VP-LAER. At rename,
every NV instruction schedules an early release by marking
the ROS entry of its LU pair (see Fig. 6). The Reorder
Structure stores the safe releases coming from nonspecula-
tive NV instructions (Case 1 in Section 3.2), whereas the
Release Queue stores speculative releases coming from
speculative NV instructions (Case 2 in Section 3.2).
Specifically, the left part of the Release Queue (RWC&NS)
takes care of LU instructions still in the pipeline and the
right part (RWNS) takes care of committed LU instructions.
Let’s explain the Reorder Structure (ROS) role first. As
regards releasing, each entry has the following fields:
. r_1, r_2, r_d: logical register identifiers (sources and
destination),
. vp_1, vp_2, vp_d: virtual-physical register identi-
fiers (sources and destination),
. rel1, rel2, reld: These are safe release schedulings.
When set at commit time, they force releasing the
corresponding vp_ register and its physical pair.
The physical register is obtained by indexing the
Physical Map Table with the vp_ identifier. We
call Release-when-Commit (RWC) to all those bits
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2. Note that pd field does not take part in the wake up logic and, thus,
the entire pd array could be implemented as a separate structure in order
not to increase cycle time.
belonging to all instructions entries in the Reorder
Structure.
When renaming a nonspeculative NV instruction, if its
LU pair is still in the pipeline, the suitable rel bit is set in the
RWC entry occupied by the identified LU instruction. In this
case, registers will be released when LU commits. On the
other hand, if an LU instruction is already committed when
renaming its nonspeculative NV pair, no scheduling is
needed and registers can be released immediately.
As has been said, the Release Queue holds speculative
releases that must be squashed if the responsible
NV instructions become part of a wrong control path. As
in a branch recovery mechanism, the Release Queue is used
to checkpoint all the speculative register releases at every
branch prediction. It has as many horizontal levels as
branches pending verification the processor supports (from
1 to max in Fig. 6). These levels of the Release Queue are
mainly managed in a FIFO way. Every time a branch is
decoded, a new level is stacked at the bottom of the queue.
Closer to the top are the levels related to older branches and
we assume the pointer TAIL identifies the level allocated to
the last branch decoded.
The left part of the Release Queue (RWC&NS) supports
left-to-right shifting in order to track commit evolution just
as the ROS does (commit arrow in Fig. 6). Therefore, when
renaming a speculative NV instruction whose LU pair is still
in the pipeline, the suitable sp_rel bit is set in the level
pointed by TAIL, just at the entry occupied by the identified
LU instruction (see the bottom part of the highlighted
column in Fig. 6). At every branch confirmation, these
speculative releases are shifted upward, becoming “less”
speculative or even safe (arrow br_confirm in Fig. 6). But, it
may occur that the LU instruction reaches the commit stage
having speculative releases marked in the Release Queue (in
RWC&NS). These are releases that are still subject to the
confirmation of pending branches and cannot be lost. The
same arises when, at rename of the speculative
NV instruction, the LU pair is already committed. In both
cases, releases have to be delayed until the confirmation of
the oldest branch, the right part of the Release Queue
(RWNS) keeping such releases.
Summarizing, every level n in the Release Queue is
implemented by means of the following two structures:
. Release-when-Commit & Non-Speculative (RWC&NSn).
It keeps speculative releases scheduled by specula-
tive NV instructions renamed past n branches
pending verification. As all the n pending branches
are being confirmed (before the LU instruction
reaches its commit stage), these releases flow until
reaching the RWC fields of the LU instruction by
crossing the Release Queue border. With this,
register releases will be effective at LU commit.
. Release-when-Non-Speculative bit array (RWNSn). It
has one bit per every virtual-physical register. It
keeps speculative releases scheduled by speculative
NV instructions renamed past n branches pending
verification and whose LU instruction is already
committed. A level receives speculative releases in
two radically different cases. The first one arises
when committing LU instructions with speculative
releases attached to them; the second one when
renaming an NV instruction whose LU pair is
already committed. In the first case, the LU instruc-
tion with some sp_rel bits set in level n has to
transfer the equivalent release information into the
same level of RWNS.
The second case arises when the commit bit is set
in the Last Uses Table entry pointed by the logical
destination register of the NV instruction being
renamed. The scheduled target is the previous
virtual-physical destination register of the
NV instruction (the corresponding bit is set in the
level TAIL of RWNS).
At every branch confirmation, all levels from
TAIL to top are also shifted upward. At the
confirmation of the oldest branch, the top level
transfers its set bits to the VP Free List and P Free
List (through the Physical Map Table).
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Fig. 6. Reorder Structure and Release Queue. Instructions enter from the left and commit toward the right. Branch confirmations shift up Release
Queue levels.
4.1 Example of VP-dsy Allocation in VP-LAER
Renaming
Fig. 7 shows a simple code and three samples of GeneralMap
Table, Issue Window, and Physical Map Table during its
execution. Fig. 7a shows two snapshots, the first one after
renaming instructions i1, i2, and i3, and the second one (with
arrows) after instruction i2 completes andallocatesp5. Fig. 7b
shows the situation after instruction i1 executes and stealsp5,
the physical register allocated to instruction i2. All the time
we are assuming that instruction i3 cannot be issued.
. Instructions i1, i2, and i3 are renamed and
dispatched, Fig. 7a. For instructions i1 and i2, the
virtual-physical identifiers vp1 and vp2 are ob-
tained from the VP Free List, are written into GMT,
and their v bits reset. Besides, both instructions have
been dispatched to IW, filling their vpd destination
register fields with vp1 and vp2.
For instruction i3, its logical source register r2 is
renamed through the GMT. The resulting virtual-
physical register—vp2—iswritten into the i3 entry of
IWwhilemarking it asnot ready.All three instructions
have been marked as not executed in IW.
. Instruction i2 completes and allocates p5, see
arrows in Fig. 7a. Just before instruction i2 ends
execution, a physical register identifier is reclaimed
for vp2 from the P Free List. In the example, p5 is
supplied and the i2 entry in IW is properly updated:
p5 is written into the pd field and the instruction is
marked as executed.
Next, in order to reflect the new map, PMT, IW,
and GMT are updated with p5. So, PMT is indexed
with vp2 and written with p5. At the same time, the
virtual-physical source fields in IW are associatively
accessed to reflect that vp2 is mapped to p5
wherever vp2 appears and to set the ready bits. To
update GMT, vp2 is associatively searched in all the
vp fields, any matching entry is replaced with p5,
and the v bit is set.
. Instruction i1 executes and steals p5 from i2, Fig. 7b.
Let us assume that instruction i1 finishes execution,
that there are no free physical registers, and that
instruction i2 has been selected as the theft victim.
For the stolen instruction, its vpd and pd fields are
read from IW: < vp2; p5 > in the example. All data
structures have to reflect that vp1 is now mapped to
p5 and vp2 is no longer associated to p5. In order to
do that, the mappings in GMT and PMT are reversed,
acting as described in the previous step.
Because the stolen instruction i2 must be reexe-
cuted, the exec flag is reset in the IW,which enables the
issue logic to select i2 again in the future. Moreover,
since i2hasbeenexecuted in thepast, the consumersof
vp2 (i3 in the example) have this operand marked as
ready.However, they are not ready anymore since the
physical register has been stolen (rdy1 ¼ 0 in the
example). Note that a consumer instruction may be
executing at the same time as vp2 becomes detached
from p5. Such an instruction has read a correct source
operandand, thus, its resultwill be correct.At the time
it finishesandallocates a register, itwill beable to store
their result and dependent instructions will be
allowed to be issued.
4.2 Early Release Examples in VP-LAER Renaming
If there are no branches pending verification when
renaming NV instructions, either the release scheduling is
directly placed in the Reorder Structure (Section 4.2.1) or the
release is immediately performed (Section 4.2.2). Examples
where an NV instruction is speculative and its scheduling
checkpointed on the left or right part of Release Queue
appear in Section 4.2.3.
4.2.1 Nonspeculative NV Instruction Finds Its LU Pair
Not Yet Committed
Before renaming instruction LU in the code of Fig. 8a, we
assume the logical register r2 is mapped to vp2 and p2 (see
GMT contents). We will focus on the release of < vp2; p2 > .
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Fig. 7. Example of VP-dsy allocation in VP-LAER. (a) First, i1, i2, and i3 are renamed and dispatched; second, arrows show changes after i2
completes and allocates p5. (b) i1 steals register p5 from i2 before i3 issues.
1. Rename of instruction LU. This step writes the
entries r2, r3, and r4 of the Last Uses Table to
record register uses in program order. Fig. 8a shows
the updated r2 entry in LUST. The ROSid field is set
with the ROS address at which instruction LU is
placed (LUid).
2. Rename of instruction NV. Just before renaming
NV, the logical destination register r2 is used to
index GMT and LUST and to get the fields p from
GMT and < ROSid; k; c > from LUST. So, before
renaming r2, we read: < p2;LUid; 1; 0 > . Because
the identified LU instruction is not committed (bit
c ¼ 0), the action here is to schedule a safe release of
vp2. This is done by setting the k bit in the RWC
array, just in the LUid entry (bit rel1 set in Fig. 8b).
After that, we rename all NV registers and proceed
as described in the Step 1. Fig. 8b shows the updated
r2 entries in GMT and LUST.
3. Commit of instruction LU. Every logical register of
instruction LU indexes the LUST to obtain ROSid
fields, which are compared with LUid. Wherever a
match is found, the bit c is set (see Fig. 8c). Notice
that actions on bits c have to be extended to all LUST
copies to achieve a proper branch misprediction
recovery. Besides, as instruction LU commits the rel1
bit set in the RWC forces the release of vp2 and its
attached register p2, which is obtained from PMT.
4.2.2 Nonspeculative NV Instruction Finds Its LU Pair
Committed
Here, the action is twofold: On the one hand, we
immediately release the physical register supplying it to
the P Free List. On the other hand, the VP register of the
previous version is directly granted to the incoming NV
instruction (instead of supplying it to the VP Free List).
Therefore the only required action in GMT is turning off the
v bit. If this were the case in our previous example, the r2
entry in GMT would remain as < vp2;; 0 > and p2 would
be added to the P Free List.
4.2.3 Speculative NV Instruction
All the bookkeeping done to update the Last Uses Table and
identify LU instructions remains the same, but now the
scheduled releases are speculative and have to be placed to
the left (the LU instruction is still in the pipeline) or right
(the LU instruction has already committed) parts of the
Release Queue.
Fig. 9a shows an example of an LU instruction which has
a release scheduling dependent upon one branch verifica-
tion. If the instruction commits before that branch verifica-
tion, the scheduling is moved from the commit front of
RWC&NS1 to RWNS1, waiting for the branch execution.
This transfer requires decoding VP numbers to set RWNS
bits (see Mark in Fig. 9a).
On the other hand, when the pending branch related to
the level n is confirmed, the entire level n of the Release
Queue (left and right parts) is ored with the previous n 1
level. At the same time, all younger conditional releases
(from level TAIL to level nþ 1) move one level toward the
ROS. The confirmation of the oldest branch (n ¼ 1 case)
implies further action. Fig. 9b shows an example of the
oldest branch confirmation with three pending branches.
All register releases scheduled in RWC&NS1 cross the
Release Queue border and are ored with RWC. But, at the
same time, the releases scheduled in RWNS1 take effect (see
the Branch-Confirm Release arrows in the figure). VP registers
are sent (in a decodified way) to the VP Free List and PMT is
MONREAL ET AL.: LATE ALLOCATION AND EARLY RELEASE OF PHYSICAL REGISTERS 1253
Fig. 8. (a) Example code and GMT/LUsT state after LU is renamed. (b) NV is renamed and schedules an early release of vp2 in the LUid entry.
(c) < vp2; p2 > release at LU commit and LUsT after LU commits.
indexed in order to obtain the physical identifiers which are
to be sent to the P Free List. We assume the interface
between RWNS1 and PMT has been designed to avoid the
internal PMT address decoder.
Finally, if the prediction for the number n branch was
wrong, all levels in the Release Queue from n to TAIL are
cleared, then squashing all speculative releases scheduled
from the mispredicted path. Therefore, TAIL is left pointing
to the n 1 level. Notice that VP-LAER allows branches to
be verified out of order.
To sum up, registers are released at three possible
moments: the two we described in Section 4.2.2 (immediate
release) and Section 4.2.1 (commit of instruction LU) and the
oldest branch confirmation case presented in this section
(Branch-Confirm Release). In all situations, the physical
register release performed by VP-LAER takes place earlier
than in the conventional scheme.
5 EXPERIMENTAL RESULTS AND ANALYSIS
In this section, we first describe the experimental frame-
work used to evaluate VP-LAER and the individual
contribution of late allocation and early release. We then
analyze the performance benefits of replacing conventional
renaming with VP-LAER considering the two following
scenarios. In Section 5.3, we assume that the register file is
outside critical timing paths and, thus, processor cycle time
and register file size are unrelated. On the other hand,
Section 5.4 considers the opposite situation, where cycle
time is closely related to the register file access time.
5.1 Experimental Framework
A cycle-based timing simulator derived from SimpleScalar
v3.0 [6] has been set up. The out-of-order simulator has
been modified to include physical register files (integer and
FP) which are managed either with the conventional policy
or with the proposed policies. Table 3 summarizes the
parameters of the simulated microarchitecture. We will
compare a baseline processor with conventional renaming
to a similar processor enhanced with VP-LAER. The
individual contributions of VP-dsy and early release will
be also obtained. All reported speedups have conventional
renaming as a baseline.
Ten benchmarks from the Spec95 suite are used: five
integer (compress, gcc, go, li, and perl) and five FP
programs (mgrid, tomcatv, applu, swim, and hydro2d).
All programs were simulated to completion (by changing
some inputs) excepting tomcatv, for which the initial part
that reads a huge input file was skipped. Table 4 lists the
inputs and the number of instructions executed.
5.2 Register File Utilization and IPC Analysis for a
64intþ 64fp Register File
First, we review how Utilization improves when VP-LAER
is applied to a 64intþ 64fp register file, the design point
formerly considered in Section 2.1. Fig. 10 shows the
average number of Allocated registers that are in the
Empty, Ready, or Idle states. As expected, there are no
Empty registers and the number of Idle registers has
decreased. Conversely, the average number of Ready and
Free registers has increased. In particular, Ready registers
increase by 19 percent and 32 percent and Idle registers
decrease by 16 percent and 33 percent for integer and
FP programs, respectively. Consequently, Utilization is
largely improved and there are more Free registers.
Utilization increases from 39 percent to 59 percent in
integer codes and from 59 percent to 85 percent in FP codes,
while the average number of Free registers more than
doubles in both code types.
On the other hand, Fig. 11 shows the average number of
instructions committed per cycle (IPC) for conventional
renaming and VP-LAER. VP-dsy and early release acting
alone are also plotted. A first observation is that FP programs
benefit the most from any form of improved renaming
because of their higher pressure on the FP register file.
Early release alone gives an average speedup of 2 percent
and 5 percent, while VP-dsy alone achieves 5 percent and
24 percent for integer and FP, respectively. VP-LAER
achieves 6 percent and 28 percent, which represents almost
an additive behavior.
5.3 IPC versus Register File Size
If register file delay fits into the target cycle time, the
performance trade offs can be established by just looking at
IPC. In this situation, the processor designer can incorpo-
rate VP-LAER either as an IPC booster without changing
the register file size or as a size tightener without losing
performance.
VP-LAER for IPC boost, without changing the register
file size. Fig. 12a illustrates how IPC varies according to the
number of physical registers. We see how the IPC gap
between conventional and VP-LAER renaming widens as
the register file becomes tighter. In other words, VP-LAER
makes the processor performance less dependent on
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Fig. 9. Examples of the operations supported by the Release Queue.
(a) Marking a bit in RWNS1 to keep a speculative release coming from a
committed LU instruction. (b) The oldest branch confirmation transforms
speculative in safe releases and triggers a Branch-Confirm Release.
register file size. In integer codes, register files having as
few as 48, 56, or 64 registers become interesting because
they reach an IPC close to that of a loose register file
(15 percent, 9 percent, and 6 percent speedup, respectively).
In floating-point codes, speedup is quite striking in the
lower size range: from 70 percent to 25 percent for 40 to
72 registers. On the other hand, a 96 register file (12 percent
speedup) performs as well as a loose register file.
VP-LAER for register file size reduction without losing
performance. VP-LAER can be used to sustain a given IPC
while reducing the number of registers, which is linearly
related to the register file chip area [11]. Fig. 12b shows two
sample configurations reaching 90 percent and 85 percent of
the maximum average IPC, with and without VP-LAER.
Area savings range between 25 percent and 30 percent,
being slightly greater for FP codes.
Component analysis. As noted before, the IPC benefit
obtained with VP-LAER is close to the sum of the benefit of
its components acting separately. However, for very tight
register files (roughly between 40 and 56 registers) and
FP codes, VP-LAER is even higher than that sum. Overall,
the weight of VP-dsy in IPC is dominant, whereas the early
release contribution is modest. However, early release
reduces the reexecution overhead significantly.
As Fig. 12c shows, early release helps reduce the number
of reexecutions. For instance, on average, in a 64intþ 64fp
register file, the total number of reexecutions decreases by
20 percent and 14 percent for integer and FP codes,
respectively. In li and tomcatv, this reduction reaches
34 percent and 25 percent, respectively.
In order to support reexecution, we assume an Issue
Window as big as the ROS and able to keep instructions
until they commit. This fact also eases selective recovery for
other kinds of data speculation (e.g., cache-hit or load-store
independence speculation), but big Issue Windows can
impact cycle time. In contrast, processors with smaller and
faster Issue Windows may work at higher frequencies, but
at the expense of not taking advantage of the VP-LAER’s
full potential unless efficient recovery mechanisms are
devised. And, although this study is out of the scope of this
paper, a possible solution could be to merge VP-LAER with
some recent proposals of big Issue Windows which are able
to operate at small cycle times [5], [8], [20].
5.4 IPS versus Register File Size
Heavily pipelined processors may have to choose between a
multiple-cycle register file, possibly limiting IPC, or a
single-cycle register file, possibly limiting the processor
cycle time [4], [11], [34], [35]. Fig. 13 shows performance
measured in BIPS assuming that processor cycle time equals
the access time of the slowest register file, which is the FP
register file here due to its higher number of ports. Results
have been computed according to the model of Rixner et al.
for a 0.18 technology [31].
With the register file placed in a critical timing path, the
designer’s job is to find the tighter register file giving the
higher performance. VP-LAER sets a design point which
simultaneously requires fewer registers and attains more
BIPS. In integer codes, the preferred size reduces from 72 to
48 registers, whereas BIPS increase by 9 percent. In FP
codes, the best design shifts from 120 registers to two
attractive design points, namely, 96 and 80 registers, which
increase BIPS by 7.2 percent and 6 percent, respectively.
If we want to optimize the design for a processor
executing both integer and FP applications, we can consider
the overall workload BIPS average. In this case, the best
design point shifts from 120 to 72 registers with a BIPS
increase of 9.1 percent.
6 RELATED WORK
Another approach to delaying the allocation of physical
registers was proposed by Wallace and Bagherzadeh to
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TABLE 3
Processor Parameters
TABLE 4
Benchmarks, Compaq/Alpha Fortran, and C Compilers (Max-
imum Optimization Level: -O5 for Fortran and -O4 Migrate for C)
manage a merged register file organized in a scalable way.
Scalability relies on splitting the register file into multiple
banks with only a single write port per bank [37]. As in
VP-LAER, each register-writing instruction is renamed at
decode using a unique identifier (called itag). Later on, the
functional units arbitrate for a physical place to store the
result, which implies the simultaneous allocation of a bank
port and a free register of that bank. This delayed allocation
is called dynamic result renaming (DRR) and it allows dealing
with the multiple banks without conflicts. Nevertheless, this
scheme has the same type of deadlock hazard as virtual-
physical registers have. Their proposed solution relies on
shifting the processor to a scalar mode when the oldest
instruction is unable to complete because all physical
registers have been allocated. In scalar mode, only the
oldest instruction is allowed to execute and its result will be
stored in the register that this instruction will release at
commit (the old_physical register recorded in the Reorder
Structure). Compared with VP-dsy, i.e., the Late Allocation
scheme used in VP-LAER, DRR provides a less aggressive
solution to deadlock avoidance.
In [29], Park et al. also use banking to reduce register file
write port requirements and, thus, energy. While the use of
multiple banks reduces energy by maintaining fewer ports
per bank, this port reduction results in more bank conflicts.
To resolve these conflicts, the authors use the concept of
virtual-physical tags (assigned at the rename stage) and
delay physical register and bank allocation until writeback.
Their technique is called decoupled rename and, by avoiding
write bank conflicts, it succeeds in mitigating the perfor-
mance degradation caused by write banking. To avoid the
deadlock problem, they use the same number of virtual-
physical and physical registers.
In the context of earlier physical register release, Farkas
et al. compare an imprecise-exception early release model to
the conventional one [11]. They propose releasing registers
when all the instructions between two redefinitions have
completed their execution instead of waiting for the last-use
commit as is done in VP-LAER. Because they are mostly
interested in performance bounds, no implementation was
proposed for this model.
Another approach intended to release registers earlier
was suggested by Moudgill et al. in [26]. In this work, they
suggest releasing physical registers eagerly, as soon as the
last-use instruction completes out of order. Last-use track-
ing is based on counters which record the number of
pending reads for every physical register. This initial
proposal did not support precise exceptions since counters
were not correctly recovered when instructions were
squashed. Later in the same paper, they present a simplified
approach that supports precise exceptions by delaying the
release and associating it to the commit of the instruction
computing the next version. This is the baseline in our
experiments using conventional release (conv and VP-dsy).
A similar mechanism is the base approach used by
Balasubramonian et al. in [2] and in [1]. In [2], a two-level
register file organization is proposed to reduce the register
file size requirements. The first-level (L1) register file
contains only those values that are active providers for
the functional units and the second-level (L2) contains those
values that are waiting for precise conditions to be released.
Registers are allocated from L1 at dispatch time and moved
toward L2 using the Moudgill et al. early-release mechan-
ism. Values are retained within L2 to ensure program
correctness because they might be needed in the event of a
branch misprediction or an excepting instruction. On the
other hand, in [1], all available registers are dynamically
allocated between two threads: the primary and the future
thread. Once again, using the imprecise early-release
mechanism, the future thread is able to make forward
progress by examining a very large instruction window and
by jumping far ahead to execute ready instructions. The
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Fig. 10. VP-LAER renaming. The number of Allocated registers that are in the Ready or Idle states. Register file Utilization is listed next to the Ready
bars.
Fig. 11. IPC for a 64int + 64fp register file. The bar group to the right of each plot is the harmonic mean.
future thread is dynamically spawned by the hardware
when the primary thread runs out of physical registers and
stalls. This thread consists of only a program counter and a
register state and it serves the purpose of warming up the
register file, data, and instruction caches, and of resolving
mispredicted branches early. Later on, when the primary
thread is not stalled, it will reexecute these instructions in
order to ensure in-order commit and program correctness.
Other researchers also use the compiler to detect last-use
instructions in order to release physical registers early [22],
[23]. The compiler can identify registers containing dead
values and inform the hardware. To do this, either extra
instruction bits or new instructions are added to the ISA so
that the compiler can schedule software releases. On the
other hand, the compiler has a limited knowledge of the
dynamic control flow and the release scheduling must be
conservative. By contrast, hardware solutions like the Early
Release approach of VP-LAER have the potential to
dynamically identify last-use instructions, releasing more
registers early.
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Fig. 12. (a) IPC harmonic mean versus number of physical registers for conventional, early release, VP-dsy, and VP-LAER. (b) Register file sizes
affording some slight IPC degradations with and without VP-LAER. (c) Total number of reexecutions in VP-dsy and VP-LAER with 64int + 64fp
registers.
Fig. 13. BIPS harmonic mean versus number of physical registers for conventional and VP-LAER renaming.
7 CONCLUSIONS
In this paper, we have introduced VP-LAER, an alternative
renaming mechanism for out-of-order processors. VP-LAER
increases the register file utilization so that the average
number of allocated physical registers having pending
reads is increased. Increasing utilization will boost perfor-
mance on applications with a relatively high ILP which put
significant pressure on the register file. This situation
typically arises in FP applications (over a wide range of
register file sizes) and in integer applications with tight
register file configurations.
VP-LAER optimizes register file utilization by using two
complementary approaches. On the one hand, physical
registers are allocated as late as possible, just at the end of
instruction execution. Virtual-physical registers enable the
late allocation by decoupling dependency tracking from
value storage management. On the other hand, registers are
released as soon as the processor can guarantee no further
use, which usually occurs earlier than with the conventional
approach, but the capability of a precise recovery from
exceptions is still maintained.
VP-LAER is a more complex alternative than conven-
tional renaming, but that complexity is located out of
critical timing paths. Besides, the storage cost devoted to
VP-LAER is quite reasonable in the context of a high-
performance microprocessor.
Designs having a moderate clock rate where the register
file delay fits well into the processor cycle time can either
use VP-LAER to increase IPC while maintaining the size of
the register file or reduce its size while maintaining IPC. For
instance, a tight 64fp register file configuration managed
with VP-LAER gives 28 percent more IPC. Alternatively,
the number of registers can be reduced from a loose 55int to
a 40int register file without any IPC loss if conventional
renaming is replaced with VP-LAER.
On the other hand, when the processor cycle time is set
by the register file delay, the designer goal is to find the
smallest size giving the highest IPS rate. In our combined
workload (integer þ FP), in comparison with conventional
renaming, VP-LAER increases IPS by 9.1 percent while
reducing the register file size by 40 percent for a
0.18 technology.
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